

12110 12111 12112 12113 12114 12115 12116 12117 12118 12119 12120 12121 12122 12123 12124 12125 12126 12127 12128 12129 12130 12131 12132 12133 12134 12135 12136 12137 12138 12139 12140 12141 12142 12143 12144 12145 12146 12147 12148 12149 12150 12151 12152 12153 12154 12155 12156 12157 12158 12159 12160 12161 12162 12163 12164 12165 12166 12167 12168 12169 12170 12171 12172 12173 12174 12175 12176 12177 12178 12179 12180 12181 12182 12183 12184 12185 12186 12187 12188 12189 12190 12191 12192 12193 12194 12195 12196 12197 12198 12199 12200 12201 12202 12203 12204 12205 12206 12207 12208 12209 12210 12211 12212 12213 12214 12215 12216 12217 12218 12219 12220 12221 12222 12223 12224 12225 12226 12227 12228 12229 12230 12231 12232 12233 12234 12235 12236 12237 12238 12239 12240 12241 12242 12243 12244 12245 12246 12247 12248 12249 12250 12251 12252 12253 12254 12255 12256 12257 12258 12259 12260 12261 12262 12263 12264 12265 12266 12267 12268 12269 12270 12271 12272 12273 12274 12275 12276 12277 12278 12279 12280 12281 12282 12283 12284 12285 12286 12287 12288 12289 12290 12291 12292 12293 12294 12295 12296 12297 12298 12299 12300 12301 12302 12303 12304 12305 12306 12307 12308 12309 12310 12311 12312 12313 12314 12315 12316 12317 12318 12319 12320 12321 12322 12323 12324 12325 12326 12327 12328 12329 12330 12331 12332 12333 12334 12335 12336 12337 12338 12339 12340 12341 12342 12343 12344 12345 12346 12347 12348 12349 12350 12351 12352 12353 12354 12355 12356 12357 12358 12359 12360 12361 12362 12363 12364 12365 12366 12367 12368 12369 12370 12371 12372 12373 12374 12375 12376 12377 12378 12379 12380 12381 12382 12383 12384 12385 12386 12387 12388 12389 12390 12391 12392 12393 12394 12395 12396 12397 12398 12399 12400 12401 12402 12403 12404 12405 12406 12407 12408 12409 12410 12411 12412 12413 12414 12415 12416 12417 12418 12419 12420 12421 12422 12423 12424 12425 12426 12427 12428 12429 12430 12431 12432 12433 12434 12435 12436 12437 12438 12439 12440 12441 12442 12443 12444 12445 12446 12447 12448 12449 12450 12451 12452 12453 12454 12455 12456 12457 12458 12459 12460 12461 12462 12463 12464 12465 12466 12467 12468 12469 12470 12471 12472 12473 12474 12475 12476 12477 12478 12479 12480 12481 12482 12483 12484 12485 12486 12487 12488 12489 12490 12491 12492 12493 12494 12495 12496 12497 12498 12499 12500 12501 12502 12503 12504 12505 12506 12507 12508 12509 12510 12511 12512 12513 12514 12515 12516 12517 12518 12519 12520 12521 12522 12523 12524 12525 12526 12527 12528 12529 12530 12531 12532 12533 12534 12535 12536 12537 12538 12539 12540 12541 12542 12543 12544 12545 12546 12547 12548 12549 12550 12551 12552 12553 12554 12555 12556 12557 12558 12559 12560 12561 12562 12563 12564 12565 12566 12567 12568 12569 12570 12571 12572 12573 12574 12575 12576 12577 12578 12579 12580 12581 12582 12583 12584 12585 12586 12587 12588 12589 12590 12591 12592 12593 12594 12595 12596 12597 12598 12599 12600 12601 12602 12603 12604 12605 12606 12607 12608 12609 12610 12611 12612 12613 12614 12615 12616 12617 12618 12619 12620 12621 12622 12623 12624 12625 12626 12627 12628 12629 12630 12631 12632 12633 12634 12635 12636 12637 12638 12639 12640 12641 12642 12643 12644 12645 12646 12647 12648 12649 12650 12651 12652 12653 12654 12655 12656 12657 12658 12659 12660 12661 12662 12663 12664 12665 12666 12667 12668 12669 12670 12671 12672 12673 12674 12675 12676 12677 12678 12679 12680 12681 12682 12683 12684 12685 12686 12687 12688 12689 12690 12691 12692 12693 12694 12695 12696 12697 12698 12699 12700 12701 12702 12703 12704 12705 12706 12707 12708 12709 12710 12711 12712 12713 12714 12715 12716 12717 12718 12719 12720 12721 12722 12723 12724 12725 12726 12727 12728 12729 12730 12731 12732 12733 12734 12735 12736 12737 12738 12739 12740 12741 12742 12743 12744 12745 12746 12747 12748 12749 12750 12751 12752 12753 12754 12755 12756 12757 12758 12759 12760 12761 12762 12763 12764 12765 12766 12767 12768 12769 12770 12771 12772 12773 12774 12775 12776 12777 12778 12779 12780 12781 12782 12783 12784 12785 12786 12787 12788 12789 12790 12791 12

Sub
A1

1. A synchronous dynamic memory operating in

5 a clock input buffer receiving said external clock
and outputting an internal clock;

a command input buffer receiving commands in
synchronization with said internal clock;

an address input buffer receiving addresses in
10 synchronization with said internal clock; and

a data input buffer receiving data in
synchronization with said internal clock;

wherein said clock input buffer supplies said internal clock to said command, address, and data input buffers in normal operation mode, and wherein said clock input buffer supplies said internal clock to said command input buffer and stops supply of said internal clock to said address input buffer or data input buffer in data hold mode.

20 2. The synchronous dynamic memory according to claim
1, further comprising:

a first clock supply line that supplies said internal clock to said command input buffer; and

25 a second clock supply line that supplies said
internal clock to said address input buffer or said data
input buffer;

wherein said clock input buffer drives said first

and second clock supply lines in normal operation mode, and said clock input buffer drives said first clock supply line and stops driving said second clock supply line in said data hold mode.

5

3. The synchronous dynamic memory according to claim 2, wherein said first clock supply line is shorter than said second clock supply line.

10

4. The synchronous dynamic memory according to claim 1, wherein said clock input buffer receives a clock enable signal that distinguishes between normal operation mode and power down mode, and said data hold mode includes this power down mode.

15

5. A synchronous dynamic memory operating in synchronized with an external clock, comprising:

a clock input buffer receiving the external clock and outputting an internal clock;

20

a command input buffer receiving commands in synchronization with said internal clock;

an address input buffer receiving addresses in synchronization with said internal clock; and

25

a data input buffer receiving data in synchronization with said internal clock;

wherein said clock input buffer supplies the internal clock to said command, address, and data input

that distinguishes between normal operation mode and power down mode and a second signal that prompts said data hold mode.

5 9. An LSI, wherein the synchronous dynamic memory described in any one of claims 1 through 8 is embedded on one chip with a processing circuit macro that implements a prescribed processing.

10 10. The LSI according to claim 9, further comprising a memory controller that controls said synchronous dynamic memory.

15 11. A synchronous dynamic memory operating in synchronized with an external clock, comprising:

 a clock input buffer receiving the external clock and outputting an internal clock;

 a command input buffer receiving commands in synchronization with said internal clock;

20 an address input buffer receiving addresses in synchronization with said internal clock; and

 a data input buffer receiving data in synchronization with said internal clock;

25 wherein a signal that distinguishes between a first operation mode and a second operation mode is supplied to said clock input buffer, and

 wherein said clock input buffer supplies said

internal clock to each of said command, address, and data input buffers in said first operation mode, and supplies said internal clock to said command input buffer and stops supplying the internal clock to said address input buffer or
5 said data input buffer in said second operation mode.

12. A semiconductor integrated circuit that fetches input signals in synchronization with an internal clock signal generated by a clock buffer, comprising:

10 a clock buffer controller that activates said clock buffer only when there is a change in said input signals.

13. The semiconductor integrated circuit according to claim 12, further comprising an input buffer that generates
15 an internal signal from said input signal in synchronization with said internal clock signal.

14. The semiconductor integrated circuit according to claim 13, wherein said clock buffer controller compares said
20 input signal with said internal signal output from said input buffer and activates said clock buffer when said input signal differs from said internal signal.

15. A semiconductor integrated circuit comprising:
25 a plurality of input buffers that fetches input signals in synchronization with internal clock signal generated by a clock buffer; and

a clock buffer controller that activates said clock buffer when there is a change in said input signal input into at least one of said input buffers.

5 16. The semiconductor integrated circuit according to claim 15, wherein said clock buffer controller are provided to correspond with each of said input buffers, and each said clock buffer controller includes a plurality of signal change monitoring circuit that activate said clock buffer
10 when there is a change in said input signal input into said input buffer.

15 17. The semiconductor integrated circuit according to claim 16, wherein said signal change monitoring circuit includes a comparative circuit that compares said input signal with signal output from said input buffer, and

 wherein said clock buffer controller further includes a logic circuit that logically synthesizes signals output from a plurality of said comparative circuits,
20 generates an activation signal that activates said clock buffer, and supplies the activation to said clock buffer.

25 18. The semiconductor integrated circuit according to claim 17, wherein said logic circuit logically synthesizes signals output from a plurality of said comparative circuits into which the same type of signals are input.

19. A signal fetching method for fetching input signals in synchronization with an internal clock signal generated by a clock buffer in a semiconductor integrated circuit, comprising a step for activating said clock buffer only when there is a change in said input signal.

20. A signal fetching method for fetching input signals in synchronization with an internal clock signal generated by a clock buffer at a plurality of input buffers in a semiconductor integrated circuit, comprising a step for activating said clock buffer when there is a change in at least one of said input signals supplied to said input buffer.